



(43) International Publication Date
14 December 2000 (14.12.2000)

(10) International Publication Number
WO 00/76058 A1

PCT

- (51) International Patent Classification⁷: H03C 3/09 (74) Agents: CONNORS, Matthew E., et al.; Samuëls, Gauthier & Stevens LLP, Suite 3300, 225 Franklin Street, Boston, MA 02110 (US).

(21) International Application Number: PCT/US00/15280

(22) International Filing Date: 2 June 2000 (02.06.2000) (81) Designated State (*national*): JP.

(25) Filing Language: English (84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

(26) Publication Language: English

(30) Priority Data: 09/325,099 3 June 1999 (03.06.1999) US

(71) Applicant: ANALOG DEVICES, INC. [US/US]; One Technology Way, Norwood, MA 02062 (US).


(72) Inventor: SHVARTS, Alexander (deceased).

Published:
 — With international search report.
 — Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: FM MODULATOR USING BOTH A PLL AND A QUADRATURE PHASE MODULATOR



(57) Abstract: A translation loop modulator is disclosed for a transmission circuit in a communication system. The translation loop modulator includes an input modulation unit for receiving at least one input signal that is representative of information to be modulated. The input modulation unit also receives a feedback signal, produces an intermediate modulated signal responsive to the input signal and the feedback signal. The modulator also includes a comparator unit that receives the intermediate modulated signal and a reference signal, and produces an output transmission signal responsive to the intermediate modulated signal and the reference signal. The modulator also includes feedback circuitry that is coupled to the output transmission signal, and to the reference signal. The feedback circuitry is also coupled to the input modulation unit and produces the feedback signal responsive to the output transmission signal and the reference signal.

WO 00/76058 A1

FM MODULATOR USING BOTH A PLL AND A QUADRATURE PHASE MODULATOR

BACKGROUND OF THE INVENTION

The invention relates to the field of transmitters for radio frequency communication systems, and particularly relates to transmitters including constant envelope modulation systems.

As wireless communication systems have become increasingly popular, a demand has developed for less expensive yet spectrally clean radio frequency (RF) transmitters having constant envelope modulation systems. High quality RF transmitters typically include relatively expensive components. For example, certain bandpass filters, such as surface acoustic wave (SAW) filters provide excellent performance yet are relatively expensive. Many applications further require transmitters that exhibit low power consumption. It is also desirable that transmitters be suitable for use with any of a plurality of standards for modulation, e.g., global system for mobile communication (GSM) or digital cellular system (DCS).

Constant envelope modulation systems including translation loop modulators are known to provide circuits having relatively less expensive filtering requirements. Translation loop modulators generally include a feedback loop in communication with the output oscillator that is coupled to a transmission antenna. The feedback loop permits the circuit itself to provide bandpass filtering since the output signal may be locked to a given center frequency.

A conventional translation loop modulation system is shown in Figure 1. The system 10 includes quadrature modulation circuitry 12, phase comparator circuitry 14, a voltage controlled oscillator (VCO) 16 coupled to an output antenna (not shown), a feedback coupler 17, and a feedback path 18. Input signals representative of the information to be modulated and transmitted may be applied to the I and Q channels of the quadrature modulator. The input signals may be modulated to adjust the phase or angle of a reference signal. This phase information is converted to a voltage signal by the phase comparator circuitry 14, and the voltage signal is then converted to a frequency signal by the VCO 16. The feedback path 18 provides a phase locked loop to lock the VCO 16 to a given center frequency.

It is conventionally known that transmitter circuits should be designed to reduce the possibility of spurious signals (e.g., harmonics as well as foreign signals) being

introduced into the system. In certain situations, the origin of some spurious signals may be extremely difficult to predict, and may be nearly impossible to simulate. To address this problem, it is conventionally believed that transmitter circuits of the type shown in Figure 1 should be designed to be flexible so that the frequency plan may be adjusted to
5 remove any noise from the band of interest.

For example, in certain situations, a circuit may be most easily corrected by adjusting the frequency of either the voltage controlled oscillator 20 in the phase comparitor circuitry, or the voltage controlled oscillator 22 in the feedback path. Employing two separate oscillators facilitates adjustment for reducing noise since either
10 may be adjusted independent of the other. Moreover, the frequencies may be chosen so as to not be harmonically related, which minimizes the chance of harmonic spurious signals being produced by the oscillators.

Unfortunately, however, some oscillators are rather expensive. For example, certain oscillator circuits that are formed of synthesizers produce very stable output
15 signals, but are relatively expensive. It is also desirable that the use of relatively expensive filters be avoided.

There is a need, therefore, for inexpensive yet efficient constant envelope modulation systems. There is further a need for a translation loop modulator that is spectrally efficient yet economical to produce.

20

SUMMARY OF THE INVENTION

The invention provides a translation loop modulator that is relatively inexpensive yet provides spectrally clean performance. In an embodiment, one VCO only is employed to produce both the reference signal for the phase comparator circuitry as well as for the
25 feedback path. A translation loop modulator of the invention includes an input modulation unit for receiving at least one input signal that is representative of information to be modulated. The input modulation unit also receives a feedback signal, and produces an intermediate modulated signal responsive to the input signal and the feedback signal. The modulator also includes a comparator unit that receives the intermediate modulated signal
30 and a reference signal, and produces an output transmission signal responsive to the intermediate modulated signal and the reference signal. The modulator also includes feedback circuitry that is coupled to the output transmission signal, and to the reference signal. The feedback circuitry is also coupled to the input modulation unit and produces

the feedback signal responsive to the output transmission signal and the reference signal.

BRIEF DESCRIPTION OF THE DRAWINGS

The following detailed description may be further understood with reference to the
5 accompanying drawings in which:

FIG. 1 shows a functional block diagram of a conventional translation loop modulator;

FIG. 2 shows a functional block diagram of an embodiment of a translation loop modulator of the invention; and

10 FIG. 3 shows a functional block diagram of a transmission and reception system incorporating a translation loop modulator in accordance with another embodiment of the invention.

DETAILED DESCRIPTION OF THE INVENTION

15 As shown in Figure 2, a system 30 of an embodiment of the invention includes quadrature mixer circuitry including two mixers 32 and 34, a phase shift device 36, a summing device 38 and a bandpass filter 40. One input signal to the first mixer 32 is the I channel (or In-Phase channel) input modulation signal, and the other is a feedback signal 64 without a phase shift. The output of the mixer 32 is coupled to the summing device 38.
20 One input signal to the second mixer 34 is the Q channel (or Quadrature channel) input modulation signal, and the other is a phase shifted feedback signal that is produced by the phase shift device 36. In other embodiments, various combinations of phase shifting may be employed to achieve quadrature modulation of the input signals. The output of the mixer 34 is combined with the output of the mixer 32 at the summing device 38 to produce
25 a combined signal. This combined signal is filtered by bandpass filter 40 to produce a quadrature modulation signal. The quadrature modulation signal is coupled to phase comparator circuitry.

The phase comparator circuitry of the embodiment shown in Figure 2 includes an m frequency divider 42, a phase comparator device 44, an n frequency divider 46, and a
30 low pass filter 48. The quadrature modulation signal is input to the m frequency divider 42. The phase comparator device receives one input from the output of the m frequency divider 42, and the other input from the n frequency divider 46. The output of the phase comparator device 44 is coupled to a low pass filter 48, the output of which is coupled to

an output VCO 50. The VCO 50 produces the transmitter output signal, and is coupled to a power amplifier (not shown) as well as an antenna (not shown).

A feedback signal is provided to feedback circuitry by a coupler 51 that is positioned in the output signal path of the VCO 50 as shown. The feedback circuitry includes a downconverter mixer 52 and a bandpass filter 54. One input of the downconverter mixer 52 is the output signal of the output VCO 50, and the other input signal is a local oscillator signal 56. The output of the downconverter mixer 52 is coupled to the bandpass filter 54, the output of which provides the feedback signal 64. The function of the downconverter mixer 52 is to translate the frequency of the output signal to an intermediate frequency for further processing in the loop.

The local oscillator signal 56 that is input to the downconverter mixer 52 is also input to the n frequency divider 46. In an embodiment, this signal 56 is produced by a fractional n synthesizer 58, a loop filter 60 and a VCO 62, all of which are connected in a feedback loop configuration. Specifically, the output of the fractional n synthesizer is coupled via the bandpass filter to the VCO 62. The output of the VCO 62 produces the local oscillator signal 56, and this output signal is fed back to the fractional n synthesizer.

The invention provides, therefore, that one VCO only may provide an oscillator signal to both the phase comparator circuitry and to the downconverter mixer in the feedback circuitry. This is achieved through careful selection of components.

The circuit provides that the frequency of the transmitter output signal (RF_{OUT}) may be related to the frequency of the local oscillator. In particular, we are concerned with the high side and low side products of the mixer, and because it's a downconverter, we are concerned with the difference product $IF = |RF - LO|$. For GSM, therefore, $RF_{LO} / n = (RF_{LO} - RF_{OUT}) / m$, where $RF_{LO} - RF_{OUT}$ is the high side difference product. Solving for RF_{OUT} , $RF_{OUT} = RF_{LO} (1 - m/n)$ which provides that $RF_{LO} = RF_{OUT} / (1 - m/n)$. For DCS, $RF_{LO} / n = (RF_{OUT} - RF_{LO}) / m$, where $RF_{OUT} - RF_{LO}$ is the low side difference product. Solving for RF_{OUT} , $RF_{OUT} = RF_{LO} (1 + m/n)$ or $RF_{LO} = RF_{OUT} / (1 + m/n)$.

The values of m and n may be chosen such that the transmitter output signal may be at 900 MHz for GSM, and may be at 1800 MHz for DCS. This may be achieved by recognizing that $RF_{OUT} = RF_{LO} + RF_{IF}$ for DCS and $RF_{OUT} = RF_{LO} - RF_{IF}$ for GSM where RF_{IF} is the frequency of the intermediate frequency signal, which is the feedback signal to the quadrature modulator.

During operation, the output of the phase comparator 44 provides a dc voltage

responsive to the phase difference between two input signals of the same frequency. For example, the input signals to the phase comparator 44 may each be 225 MHz in frequency.

If $m=2$ and $n=6$, then the signal input to the m frequency divider 42 must be 450 MHz in frequency, and the signal input to the n frequency divider 46 must be 1350 MHz. For

5 GSM, the output signal produced by the transmit oscillator will be 900 MHz in frequency.

This signal is output to the transmitter antenna (not shown). For these values of m and n , therefore, $RF_{LO} = 3/2 RF_{OUT}$ for GSM, $RF_{LO} = 3/4 RF_{OUT}$ for DCS.

The output signal is also coupled to the downconverter mixer 52 as the R input.

The local oscillator input signal will be at a frequency of 1350 MHz. Since a mixer will
10 produce signals having frequencies at the sum as well as at the difference between the frequencies of the two input signals, the output of the mixer 52 produces two signals, one having a frequency of 2250 MHz, and another having a frequency of 450 MHz. For example, the product of two sine functions $\sin(\alpha) \times \sin(\beta)$ equals $\frac{1}{2} \cos(\alpha-\beta) - \frac{1}{2} \cos(\alpha+\beta)$. The two frequencies produced at the output therefore would be $F_1 + F_2$ and F_1
15 $- F_2$. The 2250 MHz signal is filtered out at the filter 54, and the quadrature modulator circuit receives a feedback signal at 450 MHz.

By controlling I and Q, the phase (or angle) of the 450 MHz signal that is input to the m divider 42 may be precisely controlled. For example, if zero volts is applied on the Q input and one volt is applied to the I input, then the signal provided to the divider
20 circuitry would be a 450 MHz signal at zero degrees. If zero volts is applied on the Q input and negative one volt on the I input, then the quadrature output signal would be a 450 MHz signal at 180 degrees. If one volt is applied on the Q input and zero volts on I input, then the output signal would be a 450 MHz signal at 90 degrees. If negative one volt is applied on the Q input and zero volts is applied to the I input, then the output signal
25 would be a 450 MHz signal at -90 degrees. By adjusting the I and Q inputs, the angle of the 450 MHz signal may be fully adjusted.

The quadrature modulator therefore provides the modulation for the RF output signal. The output of the phase comparator produces a signal at the frequency of the sum of the inputs, as well as a signal at a frequency of the difference between the inputs. The
30 signal at the sum frequency (450 MHz) is filtered out at the filter 48, and the dc signal (zero MHz.) is input to the voltage controlled oscillator, which in turn, produces the output signal for the antenna. The filter 48 also, among other functions, filters any other noise that may develop in the system.

With proper selection of the VCO 62, the filters 40, 48, and 54, and the values of the frequency dividers 42 and 46, a translation loop modulator circuit may be provided that achieves the objectives of the invention. In other embodiments, the values of m and n may be different. The invention permits the elimination of one oscillator in a translation
5 loop modulator circuit without significant degradation of performance characteristics.

As shown in Figure 3, a transmitter/receiver system including a translation loop modulator of the invention includes a fractional n synthesizer 70, a low pass loop filter 72 and a VCO 74, the output of which is a local oscillator signal 76. The local oscillator signal 76 is fed back to the fractional n synthesizer, is input to a downconverter mixer 80
10 in a feedback path of the transmitter circuit, and is input to an n frequency divider 82 of a phase comparator portion as shown. The phase comparator portion also includes an m frequency divider 84, a phase comparator and charge pump device 86, and a bandpass filter 88.

The output of the filter 88 is coupled to a pair of VCOs 90 and 92, each of which
15 is in turn coupled to an amplifier 94 and 96 respectively, and finally an output antenna 98.

The transmitter output may be switched between each output path to provide operation at of two transmission standards. The two chosen transmission standards may be any of a variety of standards, e.g., GSM and DCS.

The feedback path includes a matching or switching device that alternately receives
20 input signals from the output of one or the other of the VCOs 90 or 92. The output of the device 100 is presented as an input to the downconverter mixer 80. The output of the mixer 80 is coupled, via a bandpass filter 102, to the quadrature modulator components as a feedback signal. The quadrature modulator components include I and Q channel mixers 104, 106, a phase shift device 108, a summation device 110, and bandpass filter
25 112 as shown.

The operation of the translation loop modulator of Figure 3 is similar to that discussed above with reference to the embodiment shown in Figure 2. The local oscillator output signal 76 of the system of Figure 3, however, is also fed to a receiver circuit in the system of Figure 3. In particular, the local oscillatory signal 76 is coupled, via a
30 frequency divider 114 (e.g., divide by 3), to an oscillator loop including a mixer 116, another frequency divider 118 (e.g., divide by 4), a VCO 120, and a low pass loop filter 122. The output of the VCO 120 is also coupled to each of two signal receive paths, e.g., one for GSM and the other for DCS systems.

The first signal receive path from the antenna 98 is coupled, via a bandpass filter 124 (e.g., SAW) and an amplifier 126 to a quadrature demodulation circuit including a pair of mixers 128 and 130, as well as a phase shift device 132 which provides, for example, a zero and a 90 degrees phase shift of the VCO 120 oscillator signal. The other
5 signal path from the antenna 98 similarly includes a bandpass filter 134 (e.g., SAW) and an amplifier 136 in communication with a pair of mixers 138 and 140. The quadrature components of the second signal path include a frequency divider 142 (e.g., divide by 2) which provides the VCO 120 oscillator signal with a frequency divided by 2 to each mixer 138 and 140.

10 The outputs of mixers 128 and 138 are presented to a phase comparator device 144, which is coupled via a low pass filter 146 to an amplifier 148 to provide the I channel receiver output. The output of mixers 130 and 140 are presented to a phase comparator device 150, which is coupled via a low pass filter 152 to an amplifier 154 to provide the Q channel receiver output.

15 During operation, the reference signal produced by the oscillator 74 is provided to the phase comparator circuitry of the transmitter, to the down converter mixer of the transmitter, and to the frequency divider 114 of the receiver circuitry. The reference signal is used by a loop oscillator circuit to provide a receiver reference signal for the quadrature demodulators of the receiver circuitry. The receiver reference signal is used
20 with zero and 90 degrees phase shift to produce the I channel signal, and is used with the frequency divider 142 to produce the Q channel signal as shown.

Those skilled in the art will appreciate that numerous modifications and variations may be made to the above disclosed embodiments without departing from the spirit and scope of the invention.

25 What is claimed is:

CLAIMS

1 1. A translation loop modulator for a transmission circuit in a communication system,
2 said translation loop modulator comprising:
3 input modulation means for receiving at least one input signal that is representative
4 of information to be modulated, for receiving a feedback signal, and for producing an
5 intermediate modulated signal responsive to said input signal and said feedback signal;
6 comparator means for receiving said intermediate modulated signal and a reference
7 signal, and for producing an output transmission signal responsive to said intermediate
8 modulated signal and said reference signal; and
9 feedback circuitry coupled to said output transmission signal, coupled to said
10 reference signal and coupled to said input modulation means, said feedback circuitry for
11 producing said feedback signal responsive to said output transmission signal and said
12 reference signal.

1 2. A translation loop modulator as claimed in claim 1 further comprising a reference
2 loop modulator for producing said reference signal.

1 3. A translation loop modulator as claimed in claim 2, wherein said reference loop
2 modulator includes a fractional n synthesizer.

1 4. A translation loop modulator as claimed in claim 1, wherein said comparator means
2 includes at least one frequency divider unit including an input port for receiving a first
3 signal having a first frequency, and an output port for producing a second signal
4 responsive to said first signal, said second signal having a second frequency of a
5 predetermined relationship to the frequency of said first signal.

1 5. A translation loop modulator as claimed in claim 4, wherein said input port of said
2 frequency divider unit is coupled to said reference unit, and said output port of said
3 frequency divider unit is coupled to a phase comparator device.

1 6. A translation loop modulator as claimed in claim 4, wherein said comparator means
2 includes a second frequency divider unit including an input port for receiving a first signal
3 having a first frequency, and an output port for producing a second signal responsive to

4 said first signal, said second signal having a second frequency of a predetermined
5 relationship to the frequency of said first signal.

1 7. A translation loop modulator as claimed in claim 6, wherein said input port of said
2 second frequency divider unit is coupled to said intermediate modulated signal, and said
3 output port of said second frequency divider unit is coupled to a phase comparator device.

1 8. A translation loop modulator as claimed in claim 1, wherein said feedback circuitry
2 includes a mixer device including a first input port coupled to said output transmission
3 signal, a second input port coupled to said reference signal, and an output port coupled to
4 said feedback signal.

1 9. A translation loop modulator as claimed in claim 8, wherein said reference signal
2 is directly connected to said mixer device.

1 10. A translation loop modulator for a transmission circuit in a communication system,
2 said translation loop modulator comprising:

3 quadrature modulation means for receiving at least one input signal that is
4 representative of information to be modulated, for receiving a feedback signal, and for
5 producing an quadrature modulated signal responsive to said input signal and said
6 feedback signal;

7 phase comparator means for receiving said quadrature modulated signal and a
8 reference signal, and for producing a phase comparator signal responsive to said
9 quadrature modulated signal and said reference signal;

10 oscillator means for receiving said phase comparator signal, and for producing an
11 output transmission signal responsive to said phase comparator signal; and

12 feedback circuitry coupled to said output transmission signal, coupled to said
13 reference signal and coupled to said quadrature modulation means, said feedback circuitry
14 for producing said feedback signal responsive to said output transmission signal and said
15 reference signal.

1 11. A translation loop modulator as claimed in claim 10 further comprising a reference
2 loop modulator for producing said reference signal.

1 12. A translation loop modulator as claimed in claim 11, wherein said reference loop
2 modulator includes a fractional n synthesizer.

1 13. A translation loop modulator as claimed in claim 10, wherein said comparator
2 means includes at least one frequency divider unit including an input port for receiving a
3 first signal having a first frequency, and an output port for producing a second signal
4 responsive to said first signal, said second signal having a second frequency of a
5 predetermined relationship to the frequency of said first signal.

1 14. A translation loop modulator as claimed in claim 13, wherein said input port of
2 said frequency divider unit is coupled to said reference unit, and said output port of said
3 frequency divider unit is coupled to a phase comparator device.

1 15. A translation loop modulator as claimed in claim 13, wherein said comparator
2 means includes a second frequency divider unit including an input port for receiving a first
3 signal having a first frequency, and an output port for producing a second signal
4 responsive to said first signal, said second signal having a second frequency of a
5 predetermined relationship to the frequency of said first signal.

1 16. A translation loop modulator as claimed in claim 15, wherein said input port of
2 said second frequency divider unit is coupled to said intermediate modulated signal, and
3 said output port of said second frequency divider unit is coupled to a phase comparator
4 device.

1 17. A translation loop modulator as claimed in claim 10, wherein said feedback
2 circuitry includes a mixer device including a first input port coupled to said output
3 transmission signal, a second input port coupled to said reference signal, and an output
4 port coupled to said feedback signal.

1 18. A translation loop modulator as claimed in claim 8, wherein said reference signal
2 is directly connected to said mixer device.

1 19. A translation loop modulator for a transmission circuit in a communication system,

2 said translation loop modulator comprising:

3 quadrature modulation means for receiving at least one input signal that is
4 representative of information to be modulated, for receiving a feedback signal, and for
5 producing an quadrature modulated signal responsive to said input signal and said
6 feedback signal;

7 first frequency divider means for receiving said quadrature modulated signal, and
8 for producing a first frequency divided signal responsive to said quadrature modulated
9 signal;

10 second frequency divider means for receiving a reference signal, and for producing
11 a second frequency divided signal responsive to said reference signal;

12 phase comparator means for receiving said first frequency divided signal and said
13 second frequency divided signal, and for producing a phase comparator signal responsive
14 to said first and second frequency divided signals;

15 oscillator means for receiving said phase comparator signal, and for producing an
16 output transmission signal responsive to said phase comparator signal; and

17 feedback circuitry coupled to said output transmission signal, coupled to said
18 reference signal and coupled to said quadrature modulation means, said feedback circuitry
19 for producing said feedback signal responsive to said output transmission signal and said
20 reference signal.

1 20. A translation loop modulator as claimed in claim 19 further comprising a reference
2 loop modulator for producing said reference signal.




FIG. 1 (PRIOR ART)




FIG. 2




FIG 3

INTERNATIONAL SEARCH REPORT

International Application No.

PCT/US 00/15280

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H03C3/09

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03C H04L H04B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

WPI Data, EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	DE 197 43 207 C (SIEMENS AG.) 25 March 1999 (1999-03-25) column 3, line 39 -column 5, line 60; figures 1,2	1-20
A	WO 95 16304 A (NATIONAL SEMICONDUCTOR CORP.) 15 June 1995 (1995-06-15) page 1, line 23 -page 2, line 2; figure 4 page 3, line 11 -page 4, line 15; figure 6	1,10,19
A	EP 0 905 878 A (SIEMENS AG.) 31 March 1999 (1999-03-31) column 2, line 19 - line 55; figure 1	1,10,19
A	US 5 130 676 A (L. MUTZ) 14 July 1992 (1992-07-14) column 2, line 59 -column 3, line 30; figure 1	1,10,19

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "8" document member of the same patent family

Date of the actual completion of the international search

5 October 2000

Date of mailing of the international search report

17/10/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Butler, N

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 00/15280

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
DE 19743207 C	25-03-1999	EP 0905879 A	31-03-1999
WO 9516304 A	15-06-1995	EP 0733280 A	25-09-1996
		JP 9505695 T	03-06-1997
		US 5511236 A	23-04-1996
EP 905878 A	31-03-1999	DE 19743275 A	08-04-1999
US 5130676 A	14-07-1992	AU 2405992 A	05-04-1993
		EP 0556353 A	25-08-1993
		JP 6502976 T	31-03-1994
		WO 9305569 A	18-03-1993